Miles de libros con descuentos a un sólo clic - 50% de dto  Ver más

Enviar a
Montevideo, Montevideo
0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional

Selecciona tu país

América

Europa

Resto del mundo

portada Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design. A Self-Test, Self-Diagnosis, and Self-Repair-Based Approach (en Inglés)
Formato
Libro Físico
Editorial
Año
2023
Idioma
Inglés
N° páginas
324
Encuadernación
Tapa Blanda
Dimensiones
23.40 x 15.60 x 1.70 cm
ISBN13
9789811985522

Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design. A Self-Test, Self-Diagnosis, and Self-Repair-Based Approach (en Inglés)

Xiaowei Li;Guihai Yan;Cheng Liu (Autor) · Springer · Tapa Blanda

Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design. A Self-Test, Self-Diagnosis, and Self-Repair-Based Approach (en Inglés) - Xiaowei Li;Guihai Yan;Cheng Liu

Libro Nuevo Importado
Envío: 18 a 24 días háb.
$ 4.487$ 2.468
-45%
Costos de importación incluídos en el precio ✅
Libro Nuevo

Quedan 50 unidades

$ 2.468
Llega entre el 24 Ago y el 02 Sep a Montevideo, Montevideo. Seleccionar ubicación

Reseña del libro "Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design. A Self-Test, Self-Diagnosis, and Self-Repair-Based Approach (en Inglés)"

With the end of Dennard scaling and Moore's law, IC chips, especially large-scale ones, now face more reliability challenges, and reliability has become one of the mainstay merits of VLSI designs. In this context, this book presents a built-in on-chip fault-tolerant computing paradigm that seeks to combine fault detection, fault diagnosis, and error recovery in large-scale VLSI design in a unified manner so as to minimize resource overhead and performance penalties. Following this computing paradigm, we propose a holistic solution based on three key components: self-test, self-diagnosis and self-repair, or "3S" for short. We then explore the use of 3S for general IC designs, general-purpose processors, network-on-chip (NoC) and deep learning accelerators, and present prototypes to demonstrate how 3S responds to in-field silicon degradation and recovery under various runtime faults caused by aging, process variations, or radical particles. Moreover, we demonstrate that 3S not onlyoffers a powerful backbone for various on-chip fault-tolerant designs and implementations, but also has farther-reaching implications such as maintaining graceful performance degradation, mitigating the impact of verification blind spots, and improving chip yield.  

This book is the outcome of extensive fault-tolerant computing research pursued at the State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences over the past decade. The proposed built-in on-chip fault-tolerant computing paradigm has been verified in a broad range of scenarios, from small processors in satellite computers to large processors in HPCs. Hopefully, it will provide an alternative yet effective solution to the growing reliability challenges for large-scale VLSI designs. 

Opiniones del libro

Preguntas frecuentes sobre el libro

Todos los libros de nuestro catálogo son Originales.
El libro está escrito en Inglés.
La encuadernación de esta edición es Tapa Blanda.

Preguntas y respuestas sobre el libro

¿Tienes una pregunta sobre el libro? Inicia sesión para poder agregar tu propia pregunta.

Opiniones sobre Buscalibre

Ver más opiniones de clientes